



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/672,368	09/28/2000	Francis X. McKeen	042390.P9575	7652
7590 07/01/2004 Blakely Sokoloff Taylor & Zafman LLP 12400 Wilshire Boulevard Seventh Floor Los Angeles, CA 90025			EXAMINER	
			HO, THOMAS M	
			ART UNIT	PAPER NUMBER
			2134	
			DATE MAILED: 07/01/2004	13

Please find below and/or attached an Office communication concerning this application or proceeding.

A

		A				
	Application No.	Applicant(s)				
•	09/672,368	MCKEEN ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thomas M Ho	2134				
The MAILING DATE of this communicate Period for Reply	ation appears on the cover sheet w	th the correspondence address				
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNIC. - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this commun. - If the period for reply specified above is less than thirty (30) of the period for reply is specified above, the maximum statut. - Failure to reply within the set or extended period for reply will Any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	ATION. 37 CFR 1.136(a). In no event, however, may a rication. 1ays, a reply within the statutory minimum of thir cory period will apply and will expire SIX (6) MON I, by statute, cause the application to become AE	eply be timely filed by (30) days will be considered timely. ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).				
Status						
1) (Responsive to communication(s) filed	on <u>28 September 2000</u> .					
2a) This action is FINAL. 2b	-					
•	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) Claim(s) 1-15 is/are pending in the approximate the approximate that the approximate tha	withdrawn from consideration.					
Application Papers						
9) The specification is objected to by the I 10) The drawing(s) filed on is/are: a	a) accepted or b) objected to					
Applicant may not request that any objection						
Replacement drawing sheet(s) including the state of the s						
Priority under 35 U.S.C. § 119						
·	ocuments have been received. Ocuments have been received in A the priority documents have been al Bureau (PCT Rule 17.2(a)).	application No received in this National Stage				
Attachment(s)	n □ 1	Summary (BTO 412)				
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-892) 	D-948) Paper No(Summary (PTO-413) s)/Mail Date				
3) Information Disclosure Statement(s) (PTO-1449 or PT Paper No(s)/Mail Date		nformal Patent Application (PTO-152) 				

Art Unit: 2134

DETAILED ACTION

Page 2

1. Claims 1-15 are pending.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the second and fourth paragraphs, respectively of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Subject to the following paragraph, a claim in dependent form shall contain a reference to a claim previously set forth and then specify a further limitation of the subject matter claimed. A claim in dependent form shall be construed to incorporate by reference all the limitations of the claim to which it refers.

Claim 1 recites the limitation "isolated execution mode" and "first page table map". There is insufficient antecedent basis for this limitation in the claim.

Claim 1 and its dependent claims, 2-8 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 2 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 2 is rejected under 35 U.S.C. 112, fourth paragraph for failing to provide further limitation to the method of claim 1.

Art Unit: 2134

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the

basis for the rejections under this section made in this Office action:

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on

sale in this country, more than one year prior to the date of application for patent in the United States.

Claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by Coulouris et al.

In reference to claim 1:

(Coulouris et al. Section 6.3 Processes and Threads) discloses a method comprising:

• Identifying if an event is one of a class of events to be handled in the isolated execution

mode, where the isolated execution mode is a processor running a secure process (Page

168), and the event is one of an event or events that might be handled by that process,

where threads within a process have their own software interrupt handling mechanisms

Handling the event using the first page table map if the event is identified as one of the

class of events to be handled by the isolated execution mode, where the first page table

map is the virtual memory map which maps the memory for the running processes(page

169, 190-192), and the event identified as one of the events to be handled by the isolated

execution mode is an event that is to be handled by that process. (page 172)

Claim Rejections - 35 USC § 103

Art Unit: 2134

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the

manner in which the invention was made.

Claims 3-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Coulouris et al.

In reference to claim 3:

Coulouris et al. fails to explicitly disclose the method of claim 1 wherein dynamically swapping

comprises:

• Loading a set of control registers selected based on an exception vector of the event,

where a set control registers may be found with the data loaded from the interrupt

descriptor table registers in the case of an event.

The examiner takes official notice that loading a set of control registers based on an exception

vector of an event was well known at the time of invention.

When an event occurs, a computer processor or system must respond to the event in some

manner. The response for the event has to be a series of instructions located in memory of some

kind, in effect, a control register. Additionally because a computer is able to respond differently

to different events, there must be some means of distinguishing one event from another, so that

the control registers or the information is loaded based on the type of event, which is contained

within the exception vector.

Art Unit: 2134

This manner of handling events is disclosed in a number of processors and processor

programming manuals include the well known 80386 Programmer Reference Manual.

An additional example of this is Descriptor Tables:

http://microlabs.cs.utt.ro/~mmarcu/books/03/p_all5.htm

(Descriptor tables http://microlabs.cs.utt.ro/~mmarcu/books/03/p_all5.htm) further discloses a first set of control registers to define a current memory map of the platform, where the control registers contain the information for the interrupt execution handling.

Page 5

(Descriptor tables http://microlabs.cs.utt.ro/~mmarcu/books/03/p_all5.htm) further discloses a mapping unit to dynamically load the first set of control registers responsive to an event, where the mapping unit to dynamically load the first set of control registers is controlled by the Interrupt Descriptor table.

It would have been obvious to one of ordinary skill in the art at the time of invention to load a set of control registers selected based on an exception vector of the event in order to handle each event differently specific processing that each one may require.

In reference to claim 4:

Coulouris et al. fails to explicitly disclose the method of claim 3 wherein the set of control registers comprises:

• A global descriptor table register

Art Unit: 2134

• An interrupt descriptor table register

• A page table map base address register.

The examiner takes official notice that a global descriptor table register and an interrupt

descriptor table register were well known in the art at the time of the invention. In particular a

Page 6

GDTR and an IDTR are registers that contain entries which associate each interrupt or exception

identifier with a descriptor for the set of instructions that are to service the event.

Both of these registers are disclosed in a number of processors and processor programming

manuals include the well known 80386 Programmer Reference Manual.

It would have been obvious to one of ordinary skill in the art at the time of invention to have a

GDT register and an IDT register, so that processor knows which set of instructions to use to

respond to a particular event.

In reference to claim 5:

Coulouris et al. fails to explicitly disclose the method of claim 1 wherein maintaining comprises:

Mirroring a page table base address register.

• Mirroring a memory map is not explicitly disclosed however,

The examiner takes official notice that mirroring data was well known at the time of invention.

Mirroring data, is simply having another copy of the data in a different and accessible location.

Advantages to mirroring are many. Mirroring can decrease the time it takes to look up a

Art Unit: 2134

particular piece of data since data can be accessed from more than one location. Moreover, mirroring also serves to protect the data, should one copy of the data somehow become unavailable.

Page 7

It would have been obvious to one of ordinary skill in the art at the time of invention to mirror the page table base address register, in order to provide another client with process virtual memory map information. This information would actually be crucial for distributed systems, or systems with multiple processors, where each processor would have to know the virtual memory mappings for the shared memory.

In reference to claim 6:

(Coulouris et al. Section 6.4 Naming and Protection) discloses the method of claim 1 further comprising:

Defining a set of events that should be handled in isolated execution mode, where the set of events that should be handled by the isolated execution mode are the set of events that should be handled by a particular running process, selected by the server.

In reference to claim 7:

(Coulouris et al. Section 10.4 Distributed Coordinarion) discloses the method of claim 6 wherein the set of events to be handled in the isolated execution mode comprises:

machine check events and clock events, where the machine and clock events involve the synchronization of system clocks in a distributed system.

Art Unit: 2134

In reference to claim 8:

Coulouris et al. discloses the method of claim 2 wherein handling comprises:

• Determining if a current mode is the isolated execution mode, where the current mode is

determined if it is in isolated execution mode, if it is determined that an isolated process

is currently running. (Section 6.4 Naming and Protection)

• Loading a set of control registers with values corresponding to the first page table map if

the current mode is not the isolated execution mode and the event is one of the class,

where the set of control registers are loaded which contain the descriptor for the set of

instructions needed to handle the current event, if it is found that the event is not to be

handled by the current running process, but by another process. (Section 6.4 Naming and

Protection)

• Dispatching an exception vector after the loading is complete, where the exception vector

for the event is be dispatched once the new process capable of handling the event is

loaded or switched to. (Section 6.4 Naming and Protection) & Figure 6.12

Claim 9 is rejected for the same reasons as claim 5, where a selection unit to select which page

table map is applied responsive to receipt of an event is disclosed by (Section 6.4, Figure 6.12)

Claim 10 is rejected for the same reasons as claim 9.

Claim 12 is rejected for the same reasons as claim 3.

In reference to claim 13:

Coulouris et al. discloses the platform of claim 12 wherein the mapping unit comprises:

Art Unit: 2134

A second set of registers having a first subset corresponding to control register values for
a normal execution mode memory map and a second subset corresponding to control
register values for an isolated execution mode memory map, where an isolated execution
mode memory map is the memory map that is contained by the virtual memory map, the
kernel map for the processes, and where the normal execution mode has set of registers
for a shared memory map. (Section 6.5 and Memory sharing)

A selection unit to select between the first subset and the second subset, where the
selection unit selects an alternate isolated process to perform execution if it is found
necessary to handle the clients' request. (Section 6.4 and Figure 6.12)

Claim 14 is rejected for the same reasons as claim 3.

Claim 15 is rejected for the same reasons as claim 4.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas M Ho whose telephone number is (703)305-8029. The examiner can normally be reached on M-F from 8:30am – 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Gregory A. Morse can be reached at (703)308-4789. The fax phone numbers for the organization where this application or proceeding is assigned are (703)746-7239 for regular communications and (703)746-7238 for After Final communications.

Art Unit: 2134

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)306-5484.

TMH

June 09, 2004

GREØORY MORSE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

Page 10